


## 2 Amps, 650 Volts N-CHANNEL MOSFET

### ■ DESCRIPTION

These N-Channel enhancement mode power field effect Transistors are produced using planar stripe, DMOS technology.


This advanced technology has been especially tailored to minimize on - state resistance , provide superior switching performance, and Withstand high energy pulse in the avalanche and commutaion mode . These devices are well suited for high efficiency switch mode power supply.



### ■ FEATURES

- \*  $R_{DS(ON)} = 7.0\Omega @ V_{GS} = 10V$   $I_D = 1.2A$
- \* Ultra Low gate charge (typical 1.5nC)
- \* Low reverse transfer capacitance ( $C_{RSS} = \text{typical } 5.0\text{ pF}$ )
- \* Fast switching capability
- \* Avalanche energy specified
- \* Improved dv/dt capability, high ruggedness

### ■ SYMBOL



### ■ ORDERING INFORMATION

Ordering Number	Package	Pin Assignment			Packing
		1	2	3	
FTK2N65P	TO-220	G	D	S	Tube
FTK2N65F	TO-220F	G	D	S	Tube
FTK2N65I	TO-251	G	D	S	Tube
FTK2N65D	TO-252	G	D	S	Tape Reel

Note: Pin Assignment: G: Gate D: Drain S: Source



# FTK2N65P / F / D / I

## ■ ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub> = 25 °C, unless otherwise specified)

PARAMET		SYMBOL	RATINGS	UNIT
Drain-Source Voltage		V <sub>DSS</sub>	650	V
Gate-Source Voltage		V <sub>GSS</sub>	±30	V
Avalanche Current (Note 2)		I <sub>AR</sub>	2.0	A
Drain Current Continuous	T <sub>C</sub> = 25°C	I <sub>D</sub>	2.0	A
	T <sub>C</sub> = 100°C		1.2	A
Drain Current Pulsed (Note 2)		I <sub>DP</sub>	8.0	A
Avalanche Energy	Repetitive(Note 2)	E <sub>AR</sub>	5.4	mJ
	Single Pulse(Note 3)		131	mJ
Peak Diode Recovery		dv/dt	4.5	V/ns
Total Power Dissipation (TO-251/252/TO-220/TO-220F)	T <sub>C</sub> = 25°C	P <sub>D</sub>	45/45/62.5/31	W
	Derate above 25°C		0.36/0.36/0.5/0.25	W / °C
Junction Temperature		T <sub>J</sub>	+150	°C
Storage Temperature		T <sub>STG</sub>	-55 ~ +150	°C

Note:1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. Repetitive Rating: Pulse width limited by maximum junction temperature

3. L=64mH, I<sub>AS</sub>=2.0A, V<sub>DD</sub>=50V, R<sub>G</sub>=25 Ω, Starting T<sub>J</sub> = 25°C

4. I<sub>SD</sub>≤ 2.0A, di/dt ≤ 300A/μs, V<sub>DD</sub>≤ BVDSS, Starting T<sub>J</sub> = 25°C

## ■ THERMAL DATA

PARAMETER	PACKAGE	SYMBOL	RATINGS	UNIT
Thermal Resistance Junction-Ambient	TO-251	θ <sub>JA</sub>	112	°C / W
	TO-252		112	
	TO-220		54	
	TO-220F		54	
Thermal Resistance Junction-Case	TO-251	θ <sub>Jc</sub>	2.8	
	TO-252		2.8	
	TO-220		2	
	TO-220F		4	

## ■ ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C , unless Otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	650			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 650V, V <sub>GS</sub> = 0V			10	μA
Gate-Body Leakage Current	Forward	I <sub>GSS</sub>	V <sub>GS</sub> = 30V, V <sub>DS</sub> = 0V		100	nA
	Reverse		V <sub>GS</sub> = -30V, V <sub>DS</sub> = 0V		-100	nA
Breakdown Voltage Temperature Coefficient	△BV <sub>DSS</sub> / △T <sub>J</sub>	I <sub>D</sub> = 250 μA		0.7		V / °C
<b>ON CHARACTERISTICS</b>						
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.0		4.0	V
Static Drain-Source On-Resistance	R <sub>D(S)ON</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1A			7	Ω
<b>DYNAMIC CHARACTERISTICS</b>						
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V, f = 1MHz		270	350	pF
Output Capacitance	C <sub>OSS</sub>			40	50	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			4	7	pF



# FTK2N65P / F / D / I

■ ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C , unless Otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SWITCHING CHARACTERISTICS</b>						
Turn-On Delay Time	t <sub>D(ON)</sub>	V <sub>DD</sub> =300V, I <sub>D</sub> =2.0A, R <sub>G</sub> =25Ω (Note 1,2)		10		ns
Rise Time	t <sub>R</sub>			30		ns
Turn-Off Delay Time	t <sub>D(OFF)</sub>			30		ns
Fall Time	t <sub>F</sub>			30		ns
Total Gate Charge	Q <sub>G</sub>	V <sub>DS</sub> =480V, V <sub>GS</sub> =10V, I <sub>D</sub> =2.0A (Note 1, 2)		10		nC
Gate-Source Charge	Q <sub>GS</sub>			1.5		nC
Gate-Drain Charge	Q <sub>GD</sub>			5		nC
<b>DRAIN-SOURCE DIODE CHARACTERISTICS</b>						
Drain-Source Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 2.0 A			1.5	V
Continuous Drain-Source Current	I <sub>SD</sub>				2.0	A
Pulsed Drain-Source Current	I <sub>SM</sub>				8.0	A
Reverse Recovery Timee	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 2.0A, di/dt = 100 A/μs (Note1)		250		ns
Reverse Recovery Charge	Q <sub>RR</sub>			1.0		μC

Note: 1. Pulse Test: Pulse Width≤300μs, Duty Cycle≤2%

2. Essentially Independent of Operating Temperature

## ■ TEST CIRCUITS AND WAVEFORMS




Fig. 1A Peak Diode Recovery dv/dt Test Circuit
















Fig. 1B Peak Diode Recovery dv/dt Waveforms

**■ TEST CIRCUITS AND WAVEFORMS (Cont.)**

**Fig. 2A** Switching Test Circuit

**Fig. 2B** Switching Waveforms

**Fig. 3A** Gate Charge Test Circuit

**Fig. 3B** Gate Charge Waveform

**Fig. 4A** Unclamped Inductive Switching Test Circuit

**Fig. 4B** Unclamped Inductive Switching Waveforms

**■ TYPICAL CHARACTERISTICS**

**Figure 1. On-Region Characteristics**

**Figure 2. Transfer Characteristics**

**Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage**

**Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature**

**Figure 5. Capacitance Characteristics**

**Figure 6. Gate Charge Characteristics**

**■ TYPICAL CHARACTERISTICS(Cont.)**
