

8.0 Amps, 800 Volts N-Channel MOS-FET

■ DESCRIPTION



These N-Channel enhancement mode power field effect Transistors are produced using planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on - state resistance , provide superior switching performance, and Withstand high energy pulse in the avalanche and commutation mode .These devices are well suited for high efficiency switch mode power supply, electronic lamp ballasts based on half bridge topology.

■ FEATURES

- * $R_{DS(ON)} = 1.9\Omega @ V_{GS} = 10V$
- * Fast switching capability
- * Avalanche energy tested
- * Improved dv/dt capability, high ruggedness

■ SYMBOL



■ ORDERING INFORMATION

Order Number	Package	Pin Assignment			Packing
		1	2	3	
FTK8N80P	TO-220	G	D	S	Tube
FTK8N80F	TO-220F	G	D	S	Tube
FTK8N80DD	TO-263	G	D	S	Reel & Taping

Note: Pin Assignment: G: Gate D: Drain S: Source



FTK8N80P/F/DD

■ ABSOLUTE MAXIMUM RATINGS ($T_C = 25^\circ\text{C}$, unless otherwise specified)

PARAMET		SYMBOL	RATINGS	UNIT
Drain-Source Voltage		V _{DSS}	800	V
Gate-Source Voltage		V _{GSS}	±30	V
Avalanche Current (Note 1)		I _{AR}	7.5	A
Continuous Drain Current	T _C = 25°C	I _D	7.5	A
	T _C = 100°C		4.2	
Pulsed Drain Current (Note 1)		I _{DM}	28	A
Avalanche Energy	Single Pulse(Note 2)	E _{AS}	580	mJ
	Repetitive Limited by T _{J(MAX)}	E _{AR}	16.7	mJ
Peak Diode Recovery dv/dt (Note 3)		dv/dt	4.5	V/ns
Power Dissipation (TO-220,TO-263/ TO-220F)	T _C = 25°C	P _D	142 / 48	W
	Derate above 25°C		1.14 / 0.38	W / °C
Junction Temperature		T _J	+150	°C
Operating and Storage Temperature		T _{STG}	-55 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ THERMAL DATA

PARAMETER		SYMBOL	MIN	TYP	MAX	UNIT
Junction-to-Ambient		θ _{JA}			62.5	°C / W
Junction-to-Case	TO-220, TO-263	θ _{Jc}			0.88	
	TO-220F	θ _{Jc}			2.6	

■ ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$, unless Otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	800			V
Drain-Source Leakage Current	I _{DSS}	V _{DS} = 800V, V _{GS} = 0V			10	μA
Gate-Body Leakage Current	Forward	I _{GSSF}	V _{GS} = 30V, V _{DS} = 0V			nA
	Reverse	I _{GSSR}	V _{GS} = -30V, V _{DS} = 0V			-100 nA
Breakdown Voltage Temperature Coefficient	ΔBV _{DSS} / ΔT _J	I _D = 250μA, Referenced to 25°C		0.93		V / °C
ON CHARACTERISTICS						
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0		4.0	V
Static Drain-Source On-Resistance	R _{DS(ON)}	V _{GS} = 10V, I _D = 3.50A			1.9	Ω
Forward Transconductance	g _{FS}	V _{DS} = 40V, I _D = 3.5A (Note 4)		5.5		S
DYNAMIC CHARACTERISTICS						
Input Capacitance	C _{ISS}	V _{DS} = 25V, V _{GS} = 0V, f = 1.0MHz		1290		pF
Output Capacitance	C _{OSS}			120		pF
Reverse Transfer Capacitance	C _{RSS}			10		pF
SWITCHING CHARACTERISTICS						
Turn-On Delay Time	t _{D(ON)}	V _{DD} = 300V, I _D = 7A, R _G = 25Ω (Note 4,5)		35		ns
Turn-On Rise Time	t _R			100		ns
Turn-Off Delay Time	t _{D(OFF)}			50		ns
Turn-Off Fall Time	t _F			60		ns
Total Gate Charge	Q _G	V _{DS} = 640V, I _D = 7A, V _{GS} = 10V (Note 4,5)		28		nC
Gate-Source Charge	Q _{GS}			8.2		nC
Gate-Drain Charge	Q _{GD}			12		nC

**■ ELECTRICAL CHARACTERISTICS (T_J = 25°C , unless Otherwise specified.)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
Drain-Source Diode Forward Voltage	V _{SD}	V _{GS} = 0 V, I _S = 7.0 A			1.4	V
Maximum Continuous Drain-Source Diode Forward Current	I _S				6.6	A
Maximum Pulsed Drain-Source Diode Forward Current	I _{SM}				26	A
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, I _S = 7.0A,		650		ns
Reverse Recovery Charge	Q _{RR}	d _{IF} /dt = 100 A/μs (Note 4)		7.0		μC

Note:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. L = 25mH, I_{AS} = 6.6A, V_{DD} = 50V, R_G = 25 Ω, Starting T_J = 25°C
3. I_{SD} ≤ 8.0A, di/dt ≤ 200A/μs, V_{DD} ≤ BV_{DSS}, Starting T_J = 25°C
4. Pulse Test: Pulse width ≤ 300μs, Duty cycle ≤ 2%
5. Essentially independent of operating temperature







Fig1. I_D - V_{DS}

Fig2. I_D - V_{GS}

Fig3. BV_{DSS} - T_j

Fig4. $R_{DS(\text{ON})}$ - I_D

Fig5. I_S - V_{SD}

Fig6. $R_{DS(\text{ON})}$ - T_j


Fig 7. C - V_{DS}




Fig8. Q_g- V_{GS}




Fig9. Safe Operation Area




Fig10. Safe Operation Area




Fig11. Transient Thermal Response Curve





Fig12. Transient Thermal Response Curve






Fig. 1A Peak Diode Recovery dv/dt Test Circuit




Fig. 1B Peak Diode Recovery dv/dt Waveforms

■ TEST CIRCUITS AND WAVEFORMS (Cont.)




Fig. 2A Switching Test Circuit




Fig. 2B Switching Waveforms




Fig. 3A Gate Charge Test Circuit




Fig. 3B Gate Charge Waveform




Fig. 4A Unclamped Inductive Switching Test Circuit




Fig. 4B Unclamped Inductive Switching Waveforms