

## N-Channel Enhancement Mode Field Effect Transistor

## Product Summary



- $V_{DS}$  100V
- $I_D$  45A
- $R_{DS(on)}$  (at  $V_{GS}=10V$ ) <17 mohm
- $R_{DS(on)}$  (at  $V_{GS}=4.5V$ ) <21.5 mohm
- 100% UIS Tested
- 100%  $\square$  VDS Tested

## General Description

- Low  $R_{DS(on)}$  & FOM
- Extremely low switching loss
- Excellent stability and uniformity
- Fast switching and soft recovery

## Applications

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply

■ Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$  unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-source Voltage	$V_{DS}$	100	V
Gate-source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current	$I_D$	45	A
		28.5	
Pulsed Drain Current <sup>A</sup>	$I_{DM}$	180	A
Avalanche energy <sup>B</sup>	EAS	81	mJ
Total Power Dissipation <sup>C</sup>	$P_D$	72	W
		28.8	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 ~ +150	°C

## ■ Thermal resistance

Parameter	Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient <sup>D</sup>	$R_{\theta JA}$	15	20	°C/W
Thermal Resistance Junction-to-Ambient <sup>D</sup>		40	50	
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	1.35	1.7	



# IRF540D

## ■ Electrical Characteristics ( $T_j=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	100			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}=100, V_{\text{GS}}=0\text{V}$			1	$\mu\text{A}$
Gate-Body Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}= \pm 20\text{V}, V_{\text{DS}}=0\text{V}$			$\pm 100$	nA
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}= V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1	1.8	3	V
Static Drain-Source On-Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}= 10\text{V}, I_{\text{D}}=20\text{A}$		14	17	$\text{m}\Omega$
		$V_{\text{GS}}= 4.5\text{V}, I_{\text{D}}=20\text{A}$		17	21.5	$\text{m}\Omega$
Diode Forward Voltage	$V_{\text{SD}}$	$I_{\text{S}}=20\text{A}, V_{\text{GS}}=0\text{V}$			1.3	V
Maximum Body-Diode Continuous Current	$I_{\text{S}}$				45	A
Gate resistance	$R_{\text{G}}$	f = 1 MHz, Open drain		1		$\Omega$
<b>Dynamic Parameters</b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}}=50\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$		1135		pF
Output Capacitance	$C_{\text{oss}}$			399		
Reverse Transfer Capacitance	$C_{\text{rss}}$			18		
<b>Switching Parameters</b>						
Total Gate Charge	$Q_{\text{g}}$	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=50\text{V}, I_{\text{D}}=25\text{A}$		16		nC
Gate-Source Charge	$Q_{\text{gs}}$			5.6		
Gate-Drain Charge	$Q_{\text{gd}}$			2.4		
Reverse Recovery Charge	$Q_{\text{rr}}$	$I_{\text{F}}=20\text{A}, \text{di}/\text{dt}=100\text{A}/\text{us}$		42		ns
Reverse Recovery Time	$t_{\text{rr}}$			39.8		
Turn-on Delay Time	$t_{\text{D(on)}}$			39.2		
Turn-on Rise Time	$t_{\text{r}}$	$V_{\text{GS}}=10\text{V}, V_{\text{DD}}=50\text{V}, I_{\text{D}}=25\text{A}$ $R_{\text{GEN}}=2.2\Omega$		11		ns
Turn-off Delay Time	$t_{\text{D(off)}}$			53.2		
Turn-off fall Time	$t_{\text{f}}$			15.8		

- A. Repetitive rating; pulse width limited by max. junction temperature.  
B.  $V_{\text{DD}}=50\text{V}, V_{\text{GS}}=10\text{V}, L=5\text{mH}, I_{\text{AS}}=5.7\text{A}$ .  
C.  $P_{\text{d}}$  is based on max. junction temperature, using junction-case thermal resistance.  
D. The value of  $R_{\text{qJA}}$  is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with  $TA = 25^\circ\text{C}$ . The Power dissipation PDSM is based on  $R_{\text{qJA}} \leq 10\text{s}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ . The value in any given application depends on the user's specific board design.

### ■ Typical Performance Characteristics




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. Capacitance Characteristics




Figure4. Gate Charge




Figure5. : On-Resistance vs. Drain Current and Gate Voltage




Figure6. Normalized On-Resistance




Figure7. Drain current




Figure8.Safe Operation Area




Figure9.Normalized Maximum Transient thermal impedance