

# Noninverting 3-State Buffer


The FC74VHC1G125 is an advanced high speed CMOS noninverting 3 state buffer fabricated with silicon gate noninverting 3 state buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The internal circuit is composed of three stages, including a buffered 3-state output which provides high noise immunity and stable output.


The FC74VHC1G125 input structure provides protection when voltages up to 7.0V are applied, regardless of the supply voltage. This allows the FC74VHC1G125 to be used to interface 5.0V circuits to 3.0V circuits.

## Features


- High Speed:  $t_{PD} = 3.5$  ns (Typ) at  $V_{CC} = 5.0$  V
- Low Power Dissipation:  $I_{CC} = 1 \mu A$  (Max) at  $T_A = 25^\circ C$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Pin and Function Compatible with Other Standard Logic Families
- Chip Complexity: FETs = 58; Equivalent Gates = 15
- Pb-Free Packages are Available




**MARKING  
DIAGRAMS**



<b>PIN ASSIGNMENT</b>	
1	$\overline{OE}$
2	IN A
3	GND
4	OUT Y
5	$V_{CC}$



**Figure 1. Pinout (Top View)**



**Figure 2. Logic Symbol**

**FUNCTION TABLE**

A Input	$\overline{OE}$ Input	Y Output
L	L	L
H	L	H
X	H	Z

**MAXIMUM RATINGS**

Symbol	Characteristics	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage	-0.5 to +7.0	V
V <sub>OUT</sub>	DC Output Voltage V <sub>CC</sub> = 0 High or Low State	-0.5 to 7.0 -0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input Diode Current	-20	mA
I <sub>OK</sub>	Output Diode Current V <sub>OUT</sub> < GND; V <sub>OUT</sub> > V <sub>CC</sub>	+20	mA
I <sub>OUT</sub>	DC Output Current, per Pin	+25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND	+50	mA
P <sub>D</sub>	Power Dissipation in Still Air	200	mW
θ <sub>JA</sub>	Thermal Resistance	333	°C/W
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 s	260	°C
T <sub>J</sub>	Junction Temperature Under Bias	+150	°C
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
V <sub>ESD</sub>	ESD Withstand Voltage Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	> 2000 > 200 N/A	V
I <sub>Latchup</sub>	Latchup Performance Above V <sub>CC</sub> and Below GND at 125°C (Note 4)	± 500	mA

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.


1. Tested to EIA/JESD22-A114-A.
2. Tested to EIA/JESD22-A115-A.
3. Tested to JESD22-C101-A.
4. Tested to EIA/JESD78.

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Characteristics	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage	2.0	5.5	V
V <sub>IN</sub>	DC Input Voltage	0.0	5.5	V
V <sub>OUT</sub>	DC Output Voltage	0.0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time V <sub>CC</sub> = 3.3 V ± 0.3 V V <sub>CC</sub> = 5.0 V ± 0.5 V	0	100 20	ns/V

**Device Junction Temperature versus Time to 0.1% Bond Failures**

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0



**Figure 3. Failure Rate vs. Time Junction Temperature**



## DC ELECTRICAL CHARACTERISTICS




Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C			T <sub>A</sub> ≤ 85°C		-55 ≤ T <sub>A</sub> ≤ 125°C		Unit
				Min	Typ	Max	Min	Max	Min	Max	
V <sub>IH</sub>	Minimum High-Level Input Voltage		2.0 3.0 4.5 5.5	1.5 2.1 3.15 3.85			1.5 2.1 3.15 3.85		1.5 2.1 3.15 3.85		V
V <sub>IL</sub>	Maximum Low-Level Input Voltage		2.0 3.0 4.5 5.5		0.5 0.9 1.35 1.65		0.5 0.9 1.35 1.65		0.5 0.9 1.35 1.65		V
V <sub>OH</sub>	Minimum High-Level Output Voltage V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> = -50 μA	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		1.9 2.9 4.4		V
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> = -4 mA I <sub>OH</sub> = -8 mA	3.0 4.5	2.58 3.94			2.48 3.80		2.34 3.66		V
V <sub>OL</sub>	Maximum Low-Level Output Voltage V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OL</sub> = 50 μA	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OL</sub> = 4 mA I <sub>OL</sub> = 8 mA	3.0 4.5			0.36 0.36		0.44 0.44		0.52 0.52	V
I <sub>OZ</sub>	Maximum 3-State Leakage Current	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = V <sub>CC</sub> or GND	5.5			±0.25		±2.5		±2.5	μA
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> = 5.5 V or GND	0 to 5.5			±0.1		±1.0		±1.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5			1.0		20		40	μA

AC ELECTRICAL CHARACTERISTICS C<sub>load</sub> = 50 pF, Input t<sub>r</sub> = t<sub>f</sub> = 3.0 ns


Symbol	Parameter	Test Conditions	T <sub>A</sub> = 25°C			T <sub>A</sub> ≤ 85°C		-55 ≤ T <sub>A</sub> ≤ 125°C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input A to Y (Figures 3 and 4)	V <sub>CC</sub> = 3.3 ± 0.3 V C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		4.5 6.4	8.0 11.5		9.5 13.0		12.0 16.0	ns
		V <sub>CC</sub> = 5.0 ± 0.5 V C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		3.5 4.5	5.5 7.5		6.5 8.5		8.5 10.5	
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Output Enable Time, Input $\overline{OE}$ to Y (Figures 4 and 5)	V <sub>CC</sub> = 3.3 ± 0.3 V C <sub>L</sub> = 15 pF R <sub>L</sub> = 1000 Ω C <sub>L</sub> = 50 pF		4.5 6.4	8.0 11.5		9.5 13.0		11.5 15.0	ns
		V <sub>CC</sub> = 5.0 ± 0.5 V C <sub>L</sub> = 15 pF R <sub>L</sub> = 1000 Ω C <sub>L</sub> = 50 pF		3.5 4.5	5.1 7.1		6.0 8.0		8.5 10.5	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Output Disable Time, Input $\overline{OE}$ to Y (Figures 4 and 5)	V <sub>CC</sub> = 3.3 ± 0.3 V C <sub>L</sub> = 15 pF R <sub>L</sub> = 1000 Ω C <sub>L</sub> = 50 pF		6.5 8.0	9.7 13.2		11.5 15.0		14.5 18.0	ns
		V <sub>CC</sub> = 5.0 ± 0.5 V C <sub>L</sub> = 15 pF R <sub>L</sub> = 1000 Ω C <sub>L</sub> = 50 pF		4.8 7.0	6.8 8.8		8.0 10.0		10.0 12.0	
C <sub>IN</sub>	Maximum Input Capacitance			4.0	10		10		10	pF
C <sub>OUT</sub>	Maximum 3-State Output Capacitance (Output in High Impedance State)			6.0						pF

C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)	Typical @ 25°C, V <sub>CC</sub> = 5.0 V		pF
		8.0		



5. C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC(OPR)</sub> = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>in</sub> + I<sub>CC</sub>. C<sub>PD</sub> is used to determine the no-load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> • V<sub>CC2</sub> • f<sub>in</sub> + I<sub>CC</sub> • V<sub>CC</sub>.

**SWITCHING WAVEFORMS**

**Figure 4. Switching Wave Forms**

**Figure 5.**


\*Includes all probe and jig capacitance


**Figure 6. Test Circuit**


\*Includes all probe and jig capacitance


**Figure 7. Test Circuit**

**Figure 8. Input Equivalent Circuit**

**PACKAGE DIMENSIONS**
**SC70-5/SC-88A/SOT-353  
DF SUFFIX**
**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. 419A-01 OBSOLETE. NEW STANDARD 419A-02.
4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	INCHES		MILLIMETERS			
DIM.	M	N	MAX.	M	N	MAX.
A	0.071	0.087	1.80	2.20		
B	0.045	0.053	1.15	1.35		
C	0.031	0.043	0.80	1.10		
D	0.0041	0.012	0.10	0.30		
G	0.026	BSC	0.65	BSC		
H	---	0.004	---	0.10		
J	0.004	0.010	0.10	0.25		
K	0.004	0.012	0.10	0.30		
N	0.008	REF	0.20	REF		
S	0.079	0.087	2.00	2.20		

**SOLDERING FOOTPRINT\***



## PACKAGE DIMENSIONS

SC70-5/SC-88A/SOT-353  
DF SUFFIX


## NOTES:

1. D DIMENSION AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: NCH.
3. 419A-01 OBSOLETE. NEW STANDARD 419A-02.
4. D DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.071	0.087	1.80	2.20
B	0.045	0.053	1.15	1.35
C	0.031	0.048	0.80	1.10
D	0.004	0.012	0.10	0.30
G	0.026	BSC	0.65	BSC
H	—	0.004	—	0.10
J	0.004	0.010	0.10	0.25
K	0.004	0.012	0.10	0.30
N	0.008	REF	0.20	REF
S	0.079	0.087	2.00	2.20





## SOLDERING FOOTPRINT\*



### PACKAGE DIMENSIONS

**SOT23-5/TSOP-5/SC59-5  
DT SUFFIX**



**SOLDERING FOOTPRINT\***

NOTES:

1. DIMENSION NG AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: M MILLIMETER.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. A AND B DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.90	3.10	0.1142	0.1220
B	1.30	1.70	0.0512	0.0669
C	0.90	1.10	0.0354	0.0433
D	0.25	0.50	0.0098	0.0197
G	0.85	1.05	0.0335	0.0413
H	0.013	0.100	0.0005	0.0040
J	0.10	0.26	0.0040	0.0102
K	0.20	0.60	0.0079	0.0236
L	1.25	1.55	0.0493	0.0610
M	0	10	0	10
S	2.50	3.00	0.0985	0.1181

