



40V, 2.5 μ A IQ, 200mA Low-Dropout Linear Voltage Regulator

Description

The FC6240 series is a high voltage, ultralow-power, low dropout voltage regulator. The device can deliver 200mA output current with a dropout voltage of 450mV@100mA and allows an input voltage as high as 40V. The typical quiescent current is only 2 μ A. The device is available in fixed output voltages of 1.5, 1.8, 2.5, 2.8, 3.0, 3.3, 3.6 and 5.0V. The device features integrated short-circuit and thermal shutdown protection. Although designed primarily as fixed voltage regulators, the device can be used with external components to obtain variable voltages.

Features

- Wide Input Voltage Range: 2.5V to 40V
- Low Power Consumption: 2.5 μ A (Typ)
- Maximum Output Current: 200mA
- Low Dropout Voltage:
 $V_{DROP} = 450\text{mV} @ I_{OUT} = 100\text{mA}$ (Typ.)
- High PSRR: 80dB @ 1kHz
- Output Voltage Accurate: $\pm 1\%$
- Excellent Line/Load Regulation
- Good Transient Response
- Integrated Short-Circuit Protection
- Over-Temperature Protection
- Output Current Limit
- Low Temperature Coefficient
- Stable with Ceramic Capacitor
- RoHS Compliant and Lead (Pb) Free
- 40°C to +85°C Operating Temperature Range
- Fixed Output Voltage Versions: 1.5, 1.8, 2.5, 2.8, 3.0, 3.3, 3.6 and 5.0V
- Available in Green SOT23-3, SOT23-5, SOT89-3 Packages

Applications

- Powering MCUs and CAN/LIN transceivers
- Battery-powered equipment
- EV and HEV battery management systems
- Portable, Battery Powered Equipment
- Car Audio/Video Equipmen
- Body control modules

Application Circuits






Figure 1. FC6240 Typical Application Circuit


Pin Configuration (TOP VIEW)




SOT23-3




SOT23-5



SOT89-3



SOT89-3(B-Type)



SOT89-3(C-Type)



FC6240 Series

Pin Description

Pin No.					Pin Name	Pin Function
SOT23-3	SOT23-5	SOT89-3				
M3	M5	P3	PB	PC		
1	2	1	2	2	GND	Ground
3	1	2	1	3	VIN	Power Input
2	5	3	3	1	VOUT	Output Voltage
/	3	/	/	/	EN	Chip Enable Control Input
/	4	/	/	/	NC	No Internal Connection.
TAB	In PCB layout, prefer to use large copper area to cover this pad for better thermal dissipation					

Order Information

FC6240 ①②-③④

Designator	Symbol	Description
①②	M3 , M5 , P3 , PB , PC	SOT23-3, SOT23-5, SOT89-3, SOT89-3B, SOT89-3C
③④	Integer e.g 1.8=18	Output Voltage 1.5,1.8,2.5,2.8,3.0,3.3,3.6 and 5.0V.

Part NO.	Description	Package	T/R Qty
FC6240M3-XX	FC6240 40V,2.5μA I _q ,200mA Low-Dropout Linear Voltage Regulator	SOT23-3	3,000 PCS
FC6240M5-XX		SOT23-5	3,000 PCS
FC6240P3-XX		SOT89-3	1,000 PCS
FC6240PB-XX		SOT89-3(B-Type)	1,000 PCS
FC6240PC-XX		SOT89-3(C-Type)	1,000 PCS

Marking Information

For marking information, contact our sales representative directly



Absolute Maximum Ratings

Item		Symbol	Rating	Unit
Supply Input Voltage		V _{IN}	-0.3 ~ 45	V
V _{OUT} to V _{IN}		V _{OUT} _ V _{IN}	-15 ~ -0.3	V
EN to GND		V _{EN}	-0.3 ~ 45	V
Regulated Output Voltage		V _{OUT}	-0.3 ~ 6.0	V
Output Current		I _{OUT}	Internally limited	mA
Power Dissipation P _D @T _A =+25°C	SOT23-3	P _D	500	mW
	SOT23-5		500	
	SOT89-3		750	
	SOT89-3(B-Type)		1250	
	SOT89-3(C-Type)		1250	
Thermal Resistance (Junction to air)	SOT23-3	θ _{JA}	250	°C /W
	SOT23-5		250	
	SOT89-3		165	
	SOT89-3(B-Type)		100	
	SOT89-3(C-Type)		100	
Human Body Model (HBM)			±4000	V
Charged Device Mode (CDM)			±2000	V
Machine Mode (MM)			200	V
Storage Temperature Range		T _{STG}	-65 ~ +150	°C
Operating Junction Temperature		T _J	+150	°C
Lead Temperature (Soldering 10s)		T _{LEAD}	+260	°C

Note:

- 1、Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended period may affect device reliability.
- 2、Ratings apply to ambient temperature at +25°C
- 3、The package thermal impedance is calculated in accordance to JESD 51-7.

Recommended Operating Conditions

Item	Min	Max	Unit
Operating Ambient Temperature	-40	+85	°C
Input Voltage	2.5	40	V
Output Voltage	1.5	5.0	V



Electronic Characteristics

Test Conditions: $V_{IN} = V_{OUT} + 2V$, $C_{IN} = 1\mu F$, $C_{OUT} = 10\mu F$, $T_A = 25^\circ C$, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{IN}	Input Voltage	—	2.5	—	40	V
I_Q	Quiescent Current	$V_{IN} = 12V$, No Load	—	2.5	4	μA
V_{OUT}	Output Voltage	$V_{IN} = 12V$ $I_{OUT} = 1mA$	$V_{OUT} \times 0.99$	—	$V_{OUT} \times 1.01$	V
I_{OUT}	Output Current	—	—	200	—	mA
V_{DROP}	Dropout Voltage	$I_{OUT} = 100mA$ $V_{OUT} = 1.8V$	—	700	—	mV
		$I_{OUT} = 100mA$ $V_{OUT} = 3.3V$	—	450	—	mV
		$I_{OUT} = 350mA$ $V_{OUT} = 5.0V$	—	360	—	mV
ΔV_{LOAD}	Load Regulation	$V_{IN} = 12V$ $1mA \leq I_{OUT} \leq 150mA$	—	0.02	0.025	%/mA
ΔV_{LINE}	Line Regulation	$V_{OUTNOM} + 1V \leq V_{IN} \leq 40V$ $I_{OUT} = 1mA$	—	0.01	0.02	%/V
I_{LIMIT}	Current Limit	—	—	300	—	mA
T_{OTSD}	Thermal Shutdown Temperature	—	—	+165	—	$^\circ C$
T_{HYOTSD}	Thermal Shutdown Hysteresis	—	—	+15	—	$^\circ C$
$PSRR$	Power Supply Rejection Ratio	$V_{IN} = 5V$, $I_{OUT} = 10mA$ $V_{OUT} = 3.3V @ 1kHz$	—	81	—	dB
V_{on}	Output Noise Voltage	$C_{OUT} = 10\mu F$, $I_{OUT} = 30mA$ $BW = 10Hz \sim 100kHz$	—	100	—	μV_{rms}

Note : All limits specified at room temperature ($T_A = 25^\circ C$) unless otherwise specified. All room temperature limits are 100% production tested. All limits at temperature extremes are ensured through correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

Functional Block Diagram




Figure 2. FC6240 Block Diagram

Typical Performance Characteristics




Figure 1. V_{OUT} vs Temperature




Figure 2. V_{OUT} vs Temperature




Figure 3. Dropout Voltage vs Output Current




Figure 4. Dropout Voltage vs Output Current




Figure 5. Line Regulation vs V_{IN}




Figure 6. Line Regulation vs V_{IN}




Figure 7. Load Regulation vs Output Current






Figure 8. Load Regulation vs Output Current




Channel 1 = I_{OUT} , channel 2 = V_{OUT} , $V_{IN}=4.3V$, $V_{OUT}=3.3V$

Figure 9. Load Transient (1 mA to 150 mA)




Channel 1 = I_{OUT} , channel 2 = V_{OUT} , $V_{IN}=6.0V$, $V_{OUT}=5.0V$

Figure 10. Load Transient (1 mA to 150 mA)



Channel 1 = I_{OUT} , channel 2 = V_{OUT} , $V_{IN}=4.3V$, $V_{OUT}=3.3V$

Figure 11. Load Transient (150 mA to 1 mA)



Channel 1 = I_{OUT} , channel 2 = V_{OUT} , $V_{IN}=6.0V$, $V_{OUT}=5.0V$

Figure 12. Load Transient (150 mA to 1 mA)




Figure 13. Power-Up with Enable




Figure 14. PSRR vs Frequency

Application Guideline

■ Input Capacitor

A $\geq 1\mu F$ ceramic capacitor is recommended to connect between V_{IN} and GND pins to decouple input power supply glitch and noise. The amount of the capacitance may be increased without limit. This input capacitor must be located as close as possible to the device to assure input stability and less noise. For PCB layout, a wide copper trace is required for both V_{IN} and GND.

■ Output Capacitor

An output capacitor is required for the stability of the LDO. The recommended output capacitance is $\geq 10\mu F$, ceramic capacitor is recommended, and temperature characteristics are X7R or X5R. Higher capacitance values help to improve load/line transient response. The output capacitance may be increased to keep low undershoot/overshoot. Place output capacitor as close as possible to V_{OUT} and GND pins.

■ Dropout Voltage

The dropout voltage refers to the voltage difference between the V_{IN} and V_{OUT} pins while operating at specific output current. The dropout voltage V_{DROP} also can be expressed as the voltage drop on the pass-FET at specific output current (I_{RATED}) while the pass-FET is fully operating at ohmic region and the



pass-FET can be characterized as a resistance $R_{DS(ON)}$. Thus the dropout voltage can be defined as $(V_{DROP} = V_{IN} - V_{OUT} = R_{DS(ON)} \times I_{RATED})$. For normal operation, the suggested LDO operating range is $(V_{IN} >$

$V_{OUT} + V_{DROP})$ for good transient response and PSRR ability. Vice versa, while operating at the ohmic region will degrade the performance severely.

■ Thermal Application

For continuous operation, do not exceed the absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated as below:

$T_A = 25^\circ\text{C}$, DEMO PCB,

The max $P_D = (T_j - T_A) / \theta_{JA}$.

Power dissipation (P_D) is equal to the product of the output current and the voltage drop across the output pass element, as shown in the equation below:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$$

■ Layout Consideration

By placing input and output capacitors on the same side of the PCB as the LDO, and placing them as close as is practical to the package can achieve the best performance. The ground connections for input and output capacitors must be back to the FC6240 ground pin using as wide and as short of a copper trace as is practical. Connections using long trace lengths, narrow trace widths, and/or connections through via must be avoided. These add parasitic inductances and resistance that results in worse performance especially during transient conditions.